S. Veerabhadraiah, N. Kannan, and T. Y. Satheesha, “Photoresist Thickness Variation-Aware Design of a Power-Efficient 4-Bit Arithmetic Logic Unit using PD-RBB and 2SMWO Technique”, J. Multidiscip. Appl. Nat. Sci., vol. 6, no. 1, pp. 421–439, Dec. 2025.